

Shutter Row Address

Shutter Control

Pixel Control

CDS & ADC Control

Fig. 1

Row Decoder Priver APS Array

CDS & ADC

Column Decoder

120

130

APS Array

CDS & ADC

140

Column Decoder

150

Column Address

CIS Controller

-160

Fig. 2




Fig. 3




Image Data Signal = Reset Level - Signal Level

Fig. 4




Fig. 5




Fig. 6A

(BACKGROUND)





Fig. 6B

(BACKGROUND)



(0\1\2\3\4\5\6\7\8\9) \(0\1\2\3\4\5\6\7\8\9) \(0\1\2\3\4\5\6\7 frame 2 700 (BACKGROUND) Fig. frame 1 CDS Row Address VSYNC

frame 3





Fig. 8

(BACKGROUND)



(0\1\2\3\4\5\6\7\8\9) (0\1\2\3\4\5\6\7\8\9) (0\1\2\3\4\5\6\7) frame 3 (0/1/2/3/4/5/6/7/8) for frame 3 frame 2 for frame 2 006 (BACKGROUND) cintr=4 Fig. frame 1 for frame 1 cintr ••• cintr=2 ••• CDS Row Address SHSYNC VSYNC

cintr=4

cintr=3

cintr=2

Shutter Row Address ...

Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15

